Preliminary



# 37.0" Stretched **High brightness color TFT-LCD Module**

Model: VM37B1 V2

Date: Apr. 8th, 2020

Note: This specification is subject to change without notice

Customer :	
	Date :
Approved	Prepared
Date:	Date:

MODEL:VM37B1 V2 Page: 1/29 Doc. No:



# **Contents**

- 1. Handling Precautions
- 2. General Description
  - 2.1 Overview
  - 2.2 Features
  - 2.3 Application
  - 2.4 Display specifications
  - 2.5 Optical characteristics
- 3. Absolute Maximum Ratings
  - 3.1 TFT LCD module
  - 3.2 Backlight unit
  - 3.3 Environment

# 4. Electrical Characteristics

- 4.1 TFT LCD module
  - 4.1.1 AC characteristics
- 4.2 Backlight unit
- 4.3 Interface connector
  - 4.3.1 TFT connector
  - 4.3.2 Backlight connector
- 4.4 Signal; timing specification
- 4.5 Signal timing waveforms
- 4.6 Color input data reference
- 4.7 Power sequence
- 5. Reliability Test
- 6. Shipping package
- 7. Mechanical Characteristics



# **RECORD OF REVISION**

Version and Date	Page	Old description	New description	Remark
0.1 2020/04/08	All	First Edition for customer		

MODEL:VM37B1 V2 Page: 3/29 Doc. No: Preliminary



# 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open or modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 10) After installation of the TFT Module into an enclosure, do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.

MODEL:VM37B1 V2 Page: 4/29 Doc. No: **Preliminary** 



# 2. General Description

#### 2.1 Overview

This specification applies to the Color Active Matrix Liquid Crystal Display composed of a TFT-LCD display a LED backlight system. The screen format is intended to support (1920(H) x 540(V)) screen and 1.07B colors.

LED driving board for backlight unit included.

### 2.2 Features

- High brightness display, 1300nits by LED backlight.
- Long operation lifetime BLU design
- RoHS Compliance
- Extreme wide temperature LC(-40~110°C) applied

# 2.3 Application

Industrial applications.

Page: 5/29 Doc. No: MODEL:VM37B1 V2 Preliminary



# 2.4 Display specifications

Items	Unit	Specification
Screen Diagonal	mm	37.0 inch
Active Area	mm	904.32(H) X 254.34(V)
Pixels H x V	pixels	1920 x3(RGB) x 540
Pixels Pitch	um	470 (per one triad) x 470
Pixel Arrangement		RGB Vertical stripe
Display mode		Normally Black
White luminance (center)	Cd/m <sup>2</sup>	1300 (Typ)
Contrast ratio		4000:1 (Typ.)
Optical Response Time	msec	8 ms (Typ. On/off)
Normal Input Voltage VDD	Volt	12V
Power Consumption	Watt	59.26W
(Vcc Line + LED backlight)		(VDD line=5.76 W; LED lines= 53.5 W)
Weight	Grams	TBD
Physical size	mm	923.3 (W)×277.1(H)×30.05D)
Electrical Interface		LVDS
Support colors		1.07B colors
Surface Treatment		Anti-glare and hard-coating 3H
Temperature range		
Operating	°C	0 ~ 50
Storage	°C	-20 ~ 60
RoHS Compliance		RoHS Compliance

MODEL:VM37B1 V2 Page: 6/29 Doc. No: Preliminary



# 2.5 Optical characteristics

The following optical characteristics are measured under stable condition at 25 °C


Items	Unit	Conditions	Min.	Тур.	Max.	Note
		Horizontal (Right)		89		
Viewing angle	Deg.	CR=10 (Left)		89		2
viewing angle	Deg.	Vertical (Up)		89		
		CR=10 (Down)		89		
Contrast Ratio		Normal Direction	3200	4000		3
Response Time	msec	Raising + Falling		8	16	4
		Red x		0.650		
		Red y		0.334		
Color / Chromaticity		Green x		0.305		
Coordinates (CIE)		Green y	-0.05	0.615	+0.05	5
		Blue x	-0.03	0.150	+0.05	)
		Blue y		0.070		
Color coordinates		White x		0.280		
(CIE) White		White y		0.290		
Center Luminance	Cd/m <sup>2</sup>		1040	1300		6
Luminance Uniformity	%		70	75		7
Crosstalk (in 60 Hz)	%				1.5	
Flicker	dB				-20	

MODEL:VM37B1 V2 Page: 7/29 Doc. No: Preliminary




#### Note 1: Measurement method

The LCD module should be stabilized at given temperature for 0.5 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 1 hour in a windless room.



Note 2: Definition of viewing angle




Note 3: Contrast ratio is measured by Minolta CA210

Page: 8/29 Doc. No: MODEL:VM37B1 V2 Preliminary



#### Note 4: Definition of Response time


The output signals of photo detector are measured when the input signals are changed from "Full Black" to "Full White" (rising time), and from "Full White" to "Full Black" (falling time), respectively. The response time is interval between the 10% and 90% of amplitudes. Please refer to the figure as below.



Note 5: Color chromaticity and coordinates (CIE) is measured by Minolta CA210

Note 6: Center luminance is measured by Minolta CA210

Note 7: Luminance uniformity of these 5 points is defined as below and measured by Minolta CA210



Uniformity = (Min. Luminance of 5 points) / (Max. Luminance of 5 points)

MODEL:VM37B1 V2 Page: 9/29 Doc. No: **Preliminary** 



# 3. Absolute Maximum Ratings

Absolute maximum ratings of the module are as following:

#### 3.1 TFT LCD module

Items	Symbol	Min	Max	Unit	Conditions
Logic supply voltage	Vcc	-0.3	14	Volt	Note 1, 2

# 3.2 Backlight unit

Items	Symbol	Min	Max	Unit	Conditions
BLU input voltage			26.4	V	


#### 3.3 Environment

Items	Symbol		Values	3	Unit	Conditions	
items	Symbol	Min.	Тур.	Max.	Ullit	Conditions	
Operation temperature	T <sub>OP</sub>	0	-	50	0C		
Operation Humidity	H <sub>OP</sub>	10		85	%	Note 3	
Storage temperature	T <sub>ST</sub>	-20		60	οС	Note 3	
Storage Humidity	H <sub>ST</sub>	5		90	%		

Note 1: With in Ta= 25°C

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: For quality performance, please refer to IIS (Incoming Inspection Standard).



MODEL:VM37B1 V2 Doc. No: Page: 10/29





# 4. Electrical Characteristics

# 4.1 TFT LCD module

# 4.1.1 Electrical characteristics

	Cumbal		Value		Unit	Note	
	Parameter	Symbol	Min.	Тур.	Max	Onit	Note
LCD							
Power Sup	pply Input Voltage	V <sub>DD</sub>	10.8	12	13.2	V <sub>DC</sub>	
Power Sup	pply Input Current	I <sub>DD</sub>		0.48	0.57	А	1
Power Cor	nsumption	Pc		5.76	6.84	Watt	1
Inrush Cur	rent	I <sub>RUSH</sub>	-	-	3	Α	2
Voltage	e Ripple of Power Supply Input	V <sub>RP</sub>			V <sub>DD</sub> * 5%	mV <sub>pk-pk</sub>	3
	Input Differential Voltage	V <sub>ID</sub>	200	400	600	mV <sub>DC</sub>	4
LVDS	Differential Input High Threshold Voltage	V <sub>TH</sub>	+100		+300	mV <sub>DC</sub>	4
Interface	Differential Input Low Threshold Voltage	V <sub>TL</sub>	-300		-100	mV <sub>DC</sub>	4
	Input Common Mode Voltage	V <sub>ICM</sub>	1.1	1.25	1.4	V <sub>DC</sub>	4
CMOS	Input High Threshold Voltage	V <sub>IH</sub> (High)	2.7		3.3	V <sub>DC</sub>	7
Interface	Input Low Threshold Voltage	V <sub>IL</sub> (Low)	0		0.6	V <sub>DC</sub>	•
Backlight P	ower Consumption	P <sub>BL</sub>		53.5		W	
Life Time(I	MTTF)		70000	-	-		8

Preliminary MODEL:VM37B1 V2 Page: 11/29 Doc. No:




## 4.1.2 AC characteristics


	Parameter			Value	Unit	Note	
	Farameter	Symbol	Min.	Тур.	Max	Onit	Note
	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -3%		Fclk +3%	MHz	9
LVDS Interface	Receiver Clock : Spread Spectrum Modulation frequency	Fss	30		200	KHz	9
	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	-0.4 -0.5	 	0.4 0.5	ns	10

#### Note:

- 1. Test Condition:
  - (1)  $V_{DD} = 12.0V$
  - (2) Fv = Type Timing, 60Hz
  - (3) F<sub>CLK</sub> = Max freq.
  - (4) Temperature = 25 °C
  - (5) Test Pattern: White Pattern
- 2. Measurement condition : Rising time = 400us




- 3. Test Condition:
  - (1) The measure point of  $V_{RP}$  is in LCM side after connecting the System Board and LCM.
  - (2) Under Max. Input current spec. condition.
- 4. V<sub>ICM</sub> = 1.25V





- 5. Do not attach a conducting tape to lamp connecting wire. If the lamp wire attach to conducting tape, TFT-LCD Module have a low luminance and the inverter has abnormal action because leakage current occurs between lamp wire and conducting tape.
- 6. The relative humidity must not exceed 80% non-condensing at temperatures of 40°C or less. At temperatures greater than 40℃, the wet bulb temperature must not exceed 39℃. When operate at high temperatures, the brightness of LED will drop and the life time of LED will be reduced.
- 7. The measure points of  $V_{IH}$  and  $V_{IL}$  are in LCM side after connecting the System Board and LCM.
- The lifetime (MTTF) is defined as the time which luminance of the LED is 50% compared to its original value. [Operating condition: Continuous operating at Ta = 25±2°C]
- 9. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures



MODEL:VM37B1 V2 Page: 13/29 Doc. No:




# **Product Specification**

# Applied Green Light, Inc.

#### 10. Receiver Data Input Margin

Parameter	Symbol	Rating				Note
Parameter	Symbol	Min	Min Type		Unit	Note
Input Clock Frequency	Fclk	Fclk (min)		Fclk (max)	MHz	T=1/Fclk
Input Data Position0	tRIP1	- tRMG	0	[tRMG]	ns	
Input Data Position1	tRIP0	T/7- tRMG	T/7	T/7+ tRMG	ns	
Input Data Position2	tRIP6	2T/7- tRMG	2T/7	2T/7+ tRMG	ns	
Input Data Position3	tRIP5	3T/7- tRMG	3T/7	3T/7+ tRMG	ns	
Input Data Position4	tRIP4	4T/7- tRMG	4T/7	4T/7+ tRMG	ns	
Input Data Position5	tRIP3	5T/7- tRMG	5T/7	5T/7+ tRMG	ns	
Input Data Position6	tRIP2	6T/7- tRMG	6T/7	6T/7+ tRMG	ns	



MODEL: VM37B1 V2 Page: 14/29 Doc. No: Preliminary



# 4.2 Backlight unit

	H	0	. In a I	0 1:6:		Spec		1114	Nete
	Item	Symbol		Condition	Min	Тур	Max	Unit	Note
1	Input Voltage	VD	DB	-	22.8	24	25.2	VDC	-
2	Input Current	I <sub>D</sub>	DB	VDDB=24V		2.23	2.48	ADC	1
3	Input Power	Pc	DB	VDDB=24V		53.5	59.5	W	1
4	Inrush Current	I <sub>Rl</sub>	JSH	VDDB=24V	-	-	7.5	ADC	2
_	0.10%	.,	ON	\/DDD 04\/	2	-	5.5	\/D0	-
5	On/Off control voltage	V <sub>BLON</sub>	OFF	VDDB=24V	0	-	0.8	VDC	-
6	On/Off control current	I <sub>BL</sub>	ON	VDDB=24V	-	-	1.5	mA	-
	External PWM	.,	MAX	VDDB=24V	2	-	3.3		-
7	Control Voltage	V_EPWM	MIN	VDDB=24V	0	-	0.8	VDC	-
8	External PWM Control Current	I_EF	PWM	VDDB=24V	-	-	2	mADC	-
9	External PWM Duty ratio	D_E	PWM	VDDB=24V	20	-	100	%	3
10	External PWM Frequency	F_E	PWM	VDDB=24V	6000	6500	7000	Hz	-
11	DET status signal	DET	н	VDDB=24V	Оре	en Colle	ctor	VDC	-
''	DE I Status signal		LO	V000-24V	0	-	0.8	VDC	-
12	Input Impedance	R	in	VDDB=24V	300			Kohm	-

Note 2: Measurement condition Rising time = 20ms (VDDB: 10%~90%) and at dimming ration = 100%

Note 3: Less than 20% dimming control is functional well and no backlight shutdown happened

MODEL:VM37B1 V2 Page: 15/29 Doc. No: Preliminary



## 4.3 Interface connector

# 4.3.1 TFT connector

LCD connector: FI-RTE51SZ-HF (JAE)

Matching: FI-RE51HL

PIN	Symbol	Description	PIN	Symbol	Description
1	N.C.	No connection	26	N.C.	No connection
2	N.C.	No connection	27	N.C.	No connection
3	N.C.	No connection	28	CH2_0-	LVDS Channel 2, Signal 0-
4	N.C.	No connection	29	CH2_0+	LVDS Channel 2, Signal 0+
		LVDS 8/10 bit input selection			
5	BITSEL	Open / Low (GND): 8bits	30	CH2_1-	LVDS Channel 2, Signal 1-
		High(3.3V): 10bts			
6	N.C.	N.C.	31	CH2_1+	LVDS Channel 2, Signal 1+
7	LVDS SEL	Open/High(3.3V) for NS,	32	CH2 2	LVDS Channel 2, Signal 2-
	LVDS_SEL	Low(GND) for JEIDA	32	CH2_2-	LVD3 Channel 2, Signal 2-
8	N.C.	No connection	33	CH2_2+	LVDS Channel 2, Signal 2+
9	N.C.	No connection	34	GND	Ground
10	N.C.	No connection	35	CH2_CLK-	LVDS Channel 2, Clock -
11	GND	Ground	36	CH2_CLK+	LVDS Channel 2, Clock +
12	CH1_0-	LVDS Channel 1, Signal 0-	37	GND	Ground
13	CH1_0+	LVDS Channel 1, Signal 0+	38	CH2_3-	LVDS Channel 2, Signal 3-
14	CH1_1-	LVDS Channel 1, Signal 1-	39	CH2_3+	LVDS Channel 2, Signal 3+
15	CH1_1+	LVDS Channel 1, Signal 1+	40	CH2_4-	LVDS Channel 2, Signal 4-
16	CH1_2-	LVDS Channel 1, Signal 2-	41	CH2_4+	LVDS Channel 2, Signal 4+
17	CH1_2+	LVDS Channel 1, Signal 2+	42	N.C.	AUO Internal Use Only
18	GND	Ground	43	N.C.	No connection
19	CH1_CLK-	LVDS Channel 1, Clock -	44	GND	Ground
20	CH1_CLK+	LVDS Channel 1, Clock +	45	GND	Ground
21	GND	Ground	46	GND	Ground
22	CH1_3-	LVDS Channel 1, Signal 3-	47	N.C.	No connection
23	CH1_3+	LVDS Channel 1, Signal 3+	48	$V_{DD}$	Power Supply, +12V DC Regulated
24	CH1_4-	LVDS Channel 1, Signal 4-	49	$V_{DD}$	Power Supply, +12V DC Regulated
25	CH1_4+	LVDS Channel 1, Signal 4+	50	$V_{DD}$	Power Supply, +12V DC Regulated
			51	$V_{DD}$	Power Supply, +12V DC Regulated

Note: N.C.: please leave this pin unoccupied. It can not be connected by any signal (Low/GND/High).

MODEL:VM37B1 V2 Page: 16/29 Doc. No: Preliminary



Note 1: All GND (ground) pins should be connected together and should also be connected to the LCD's metal frame.

Note 2: All  $V_{DD}$  (power input) pins should be connected together.

Note 3: All NC (no connection) pins should be open without voltage input.


Note4. Aging pattern control

Aging_EN	Mode
H or OPEN	Aging disable
L	Aging enable

Note5. LVDS data format selection

LVDS_SEL	Mode
Н	NS
L or OPEN	Jeida


## LVDS Option = High→NS



Note: x = 1, 2, 3, 4...



## LVDS Option = Low or OPEN→JEIDA



Note: x = 1, 2, 3, 4...

MODEL:VM37B1 V2 Page: 18/29 Doc. No: Preliminary



# 4.3.2 Backlight connector

Input Pin Assignment (CN2)


Pin & Connector Assignment:

Connector: JST S14B-PHA-SM3-TB(HF) or equivalent

Matching: PHAR-14

Pin NO	Symbol	Description
1	VIN	DC +24V
2	VIN	DC +24V
3	VIN	DC +24V
4	VIN	DC +24V
5	VIN	DC +24V
6	GND	Ground
7	GND	Ground
8	GND	Ground
9	GND	Ground
10	GND	Ground
		BLU status detection:
11	DET	Normal: 0~0.8V; Abnormal: open collector
		(Recommend pull high R>10K, VDD=3.3V)
12	ON / OFF	OFF=0~0.8V/GND; ON=+2.0~5.5V
13	NC	No Connected
14	DIMM	20~100%

## PWM Dimming Range:



(Note\*) IF External PWM function includes 20% dimming ratio. Judge condition as below:

- (1) Backlight module must be lighted ON normally.
- (2) All protection function must work normally.
- (3) Uniformity and flicker could NOT be guaranteed

Page: 19/29 Doc. No: MODEL:VM37B1 V2

# 4.4 Signal timing specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

### Timing Table (DE only Mode)

# Vertical Frequency Range (60Hz)

Signal	Item	Symbol	Min.	Тур.	Max	Unit
	Period	Tv	560	585	940	Th
Vertical Section	Active	Tdisp (v)		Th		
	Blanking	Tblk (v)	20	45	400	Th
	Period	Th	1030	1282	1325	Tclk
Horizontal Section	Active	Tdisp (h)		Tclk		
	Blanking	Tblk (h)	70	322	365	Tclk
Clock	Frequency	Fclk=1/Tclk	42	45	48	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	33.6	35.1	36.6	KHz


#### Notes:

- (1) Display position is specific by the rise of DE signal only. Horizontal display position is specified by the rising edge of 1<sup>st</sup> DCLK after the rise of 1<sup>st</sup> DE, is displayed on the
- (2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top
- (3)If a period of DE "High" is less than 1920 DCLK or less than 540 lines, the rest of the screen displays black.
- (4)The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.

MODEL:VM37B1 V2 Page: 20/29 Doc. No: **Preliminary** 



# 4.5 Signal timing waveforms



Preliminary MODEL:VM37B1 V2 Page: 21/29 Doc. No:



# 4.6 Color input data reference

The brightness of each primary color (red, green and blue) is based on the 10 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

### COLOR DATA REFERENCE


		Input Color Data																													
	Calan					RE	ΕD					GREEN														BL	UE				
	Color	MSB LSB					SB	MSB LSB						MSB LSB																	
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	В9	В8	В7	В6	В5	В4	вз	В2	В1	В0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
Basic	Blue(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R																															
	RED(1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
G																															
	GREEN(1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	GREEN(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В																															
	BLUE(1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	BLUE(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

MODEL:VM37B1 V2 Page: 22/29 Doc. No: Preliminary



## 4.7 Power sequence

### **Power Sequence of LCD**



Danamatan		1.1:4		
Parameter	Min.	Type.	Max.	Unit
t1	0.4		30	ms
t2	0.1		50	ms
t3	400			ms
t4	0 <sup>*1</sup>			ms
t5	0			ms
t6			*2	ms
t7	1000 <sup>*3</sup>			ms
t8	20 <sup>*5</sup>		50	ms
t9	0			ms

#### Note:


- (1) t4=0: concern for residual pattern before BLU turn off.
- (2) t6 : voltage of VDD must decay smoothly after power-off. (customer system decide this value)
- (3) t7: When the power supply input voltage(VDD) is off, be sure to pull down the valid and invalid data to 0V.
- (4) When user control signal is N.C. (no connection), opened in Transmitted end, t8 timing spec can be negligible.

Doc. No: MODEL:VM37B1 V2 Page: 23/29


Preliminary



#### Power Sequence of backlight



#### **Dip Condition**



Parameter	Min	Тур	Max	Units
T1	20	-	-	ms
T2	250	-	-	ms
Т3	200			ms
T4	0	-	-	ms
T5	0	-	-	ms
T6		-	1000	ms

Note: T6 describes VDDB dip condition and VDDB couldn't lower than 10% VDDB.

MODEL:VM37B1 V2 Doc. No: Page: 24/29 Preliminary



# 5. Reliability Test

Environment test conditions are listed as following table.

Items	Required Condition	Note
Temperature Humidity Bias (THB)	Ta=40°C, 80%RH, 240hours	
High Temperature Operation (HTO)	Ta= 50°C, 240hours	3
Low Temperature Operation (LTO)	Ta= 0°C, 240hours	
High Temperature Storage (HTS)	Ta= 60°C, 240hours	
Low Temperature Storage (LTS)	Ta= -20°C, 240hours	
Drop Test	Drop Height: 38.1cm, 1corner, 3edge,	
	6flats, package test	
Thermal Shock Test (TST)	-20°C/30min, 60°C/30min, 100	
	cycles	
On/Off Test	On/10sec, Off/10sec, 30,000 cycles	
ESD (ElectroStatic Discharge)	Contact Discharge: ± 8KV,	
	150pF(330Ω) 1sec, 9 points, 25	
	times/ point.	
	Air Discharge: ± 15KV,	
	150pF(330Ω ) 1sec 9 points, 25	
	times/ point.	

Note 1: The TFT-LCD module will not sustain damage after being subjected to 100 cycles of rapid temperature change. A cycle of rapid temperature change consists of varying the temperature from 0°C to 50°C, and back again. Power is not applied during the test. After temperature cycling, the unit is placed in normal room ambient for at least 4 hours before power on.

Note 2: According to EN61000-4-2, ESD class B: Some performance degradation allowed. No data lost. Self-recoverable. No hardware failures.

Note 3: TFT surface.

MODEL:VM37B1 V2 Page: 25/29 Doc. No: Preliminary




6. Shipping package (TBD)

MODEL:VM37B1 V2 Page: 26/29 Doc. No: Preliminary



# 7. Mechanical Characteristics

# **Front View**




MODEL:VM37B1 V2

Page: 27/29 Doc. No: Preliminary



# **Back View (I)**




MODEL:VM37B1 V2

Page: 28/29 Doc. No: Preliminary



# **Back View (II)**



Preliminary Doc. No: MODEL:VM37B1 V2 Page: 29/29