

AGL Product Specification Applied Green Light, Inc.

## 48.5" 1920 x 360

## High brightness color TFT-LCD module

### Model: VM49BA V2

Date: Sep. 15th, 2020

Note: This specification is subject to change without notice

Customer : Date :

Approved	Prepared
Date:	Date:

MODEL:VM49BA V2 Page: 1/29 Doc. No: Preliminary



### **Contents**

### 1. Handling Precautions

### 2. General Description

- 2.1 Overview
- 2.2 Features
- 2.3 Application
- 2.4 Display specifications
- 2.5 Optical characteristics

### 3. Absolute Maximum Ratings

- 3.1 TFT LCD module
- 3.2 Backlight unit
- 3.3 Environment

### 4. Electrical characteristics

- 4.1 LCD electronics specification
- 4.2 Backlight unit
- 4.3 Interface connector
  - 4.3.1 TFT connector(CN1)
  - 4.3.2 Backlight connector(CN2)

### 5. Input data format

- 5.1 LVDS color data mapping
- 5.2 Color input data reference

### 6. Signal timing specification

- 6.1 Input timing
  - 6.1.1 Timing table
  - 6.1.2 Signal timing waveform
- 6.2 Input interface characteristics'
- 6.3 Power sequence for LCD

### 7. Reliability Test

- 8. Shipping package
- 9. Mechanical Characteristics



**AGL** Product Specification Applied Green Light, Inc.

### **RECORD OF REVISION**

Version and Date	Page	Old description	New description	Remark
0.1 2020/09/15	All	First Edition for customer		

### 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open or modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 10) After installation of the TFT Module into an enclosure, do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.

### 2. General Description

2.1 Overview

This specification applies to the Color Active Matrix Liquid Crystal Display composed of a TFT-LCD display a LED backlight system. The screen format is intended to support 1920(H) x 360(V) screen and 16.7M colors.

#### 2.2 Features

- High brightness display, 1000nits by LED backlight.
- 4000:1 High contrast ratio
- Long operation lifetime BLU design with 70K Hrs MTBF
- RoHS Compliance
- High TNI 110°C LC applied

#### 2.3 Application

Industrial applications.



2.4 Display specifications

Items	Unit	Specification
Screen Diagonal	mm	48.5
Active Area	mm	1209.6 (H) X 226.8 (V)
Pixels H x V	pixels	1920 x3(RGB) x 360
Pixels Pitch	um	630 (per one triad) x 630
Pixel Arrangement		RGB Vertical stripe
Display mode		Normally Black
White luminance (center)	Cd/m <sup>2</sup>	1000 (Тур)
Contrast ratio		4000:1 (Typ.)
Optical Response Time	msec	8 ms (Typ. On/off)
Normal Input Voltage VDD	Volt	12.0
Power Consumption	Watt	46.68W
(Vcc Line + LED backlight)		(VDD line=4.68 W; LED lines= 42 W)
Weight	Grams	TBD
Physical size	mm	1232.4 (W)×249.6 (H)×25.1 (D)
Electrical Interface		2-ch LVDS
Support colors		16.7M colors
Surface Treatment		Anti-glare and hard-coating 3H
Temperature range		
Operating	°C	-10 ~ 60
Storage	<sup>0</sup> C	-20 ~ 60
RoHS Compliance		RoHS Compliance



### 2.5 Optical characteristics

The following optical characteristics are measu	red under stable condition at 25 °C
---	-------------------------------------

Items	Unit	Conditions	Min.	Тур.	Max.	Note
		Horizontal (Right)		89		
Viewing angle	Dog	CR=10 (Left)		89		2
	Deg.	Vertical (Up)		89		2
		CR=10 (Down)		89		
Contrast Ratio		Normal Direction	3200	4000		3
Response Time	msec	Raising + Falling		8	16	4
		Red x		0.606		
		Red y		0.326		
Color / Chromaticity		Green x		0.337		
Coordinates (CIE)		Green y	0.05	0.559	10.05	Б
		Blue x	-0.05	0.163	+0.05	5
		Blue y		0.108		
Color coordinates		White x		0.313		
(CIE) White		White y		0.329		
Center Luminance	Cd/m <sup>2</sup>		800	1000		6
Luminance Uniformity	%		70	75		7
Color Gamut(sRGB)	%			72		
Crosstalk (in 60 Hz)	%				1.5	
Flicker	dB				-20	

#### Note 1: Measurement method

The LCD module should be stabilized at given temperature for 0.5 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 1 hour in a windless room.







Note 3: Contrast ratio is measured by Minolta CA210



#### Note 4: Definition of Response time

The output signals of photo detector are measured when the input signals are changed from "Full Black" to "Full White" (rising time), and from "Full White" to "Full Black" (falling time), respectively. The response time is interval between the 10% and 90% of amplitudes. Please refer to the figure as below.



Note 5: Color chromaticity and coordinates (CIE) is measured by Minolta CA210

Note 6: Center luminance is measured by Minolta CA210

Note 7: Luminance uniformity of these 5 points is defined as below and measured by Minolta CA210





MODEL:VM49BA V2

### 3. Absolute Maximum Ratings

AGL

Absolute maximum ratings of the module are as following:

Item	Symbol	Min	Max	Unit	Conditions	
Logic/LCD Drive Voltage	V <sub>DD</sub>	-0.3	14	[Volt]	Note 1	
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1	
Operating Temperature	TOP	0	50	[°C]	Note 2	
Operating Humidity	HOP	10	90	[%RH]	Note 2	
Storage Temperature	TST	-20	+60	[°C]	Note 2	
Storage Humidity	HST	10	90	[%RH]	Note 2	
Panel Surface Temperature	PST		65	[°C]	Note 3	

Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39 and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40C or less, At temperature greater than 40, the wet bulb temperature must not exceed 39.

Note 3: Surface temperature is measured at 50 Dry condition



### 4. Electrical characteristics

4.1 LCD electronics specification

The VM49BA module requires power inputs which are employed to power the LCD electronics and to drive the TFT array and liquid crystal.

Item		Symbol	Min.	Тур.	Max	Unit	Note
Power Supply Input Voltage		V <sub>DD</sub>	10.8	12	13.2	V	1
	Black pattern	ck pattern		0.33	0.40	Α	
Power Supply Input Current	White pattern	I <sub>DD</sub>	-	0.34	0.41	Α	
	H-strip pattern		-	0.39	0.47	Α	
	Black pattern		-	3.96	4.75	Watt	2
Power Consumption	White pattern	Pc	-	4.08	4.90	Watt	
	H-strip pattern		-	4.68	5.62	Watt	
Inrush Current	•	I <sub>RUSH</sub>			2.86	Α	3

The ripple voltage should be fewer than 5% of VDD. Note1.

Note2. Test Condition:

> (1)  $V_{DD}$  = 12.0V, (2) Fv = 60Hz, (3) Fclk= 74.25MHz, (4) Temperature = 25  $^{\circ}C$ (5) Power dissipation check pattern. (Only for power design)

a. Black pattern

#### b. White pattern





#### c. H-Strip pattern



Measurement condition : Rising time = 400us Note3.



MODEL:VM49BA V2



#### 4.2 Backlight unit

	Item	Symbol		Condition	Min	Тур	Max	Unit	Note
1	Power Supply Input Voltage	V	/DDB	-	22.8	24	25.2	V	-
2	Power Supply Input Current		I <sub>DDB</sub>	VDDB=24V		1.75	2.1	А	1
3	Power Consumption		P <sub>DDB</sub>	VDDB=24V		42	50.4	Watt	1
4	Inrush Current		I <sub>RUSH</sub>	VDDB=24V			7.92	Α	2
Б	Control signal voltage	v	Hi		2	-	5.5	V	-
5	Control signal voltage	V Signal	Low	W VDDB=24V	0		0.8	v	3
6	Control signal current	I <sub>Signal</sub>		VDDB=24V	-	- 7	1.5	mA	-
7	External PWM Duty ratio (input duty ratio)	D_EPWM		VDDB=24V	0	-	100	%	4
8	External PWM Frequency	F_	EPWM	VDDB=24V	120	-	960	Hz	4
0	DET status signal	DET	н		Ope	en Colle	ctor	V	5
9	DET Status signal	Lo	VDD=24V	0	-	0.8	V	5	
10	Input Impedance		Rin	VDDB=24V	300			Kohm	-
11	LED lifetime	Ľ	TLED	-	70,000	-	-	Hr	6

Note 1: Dimming ratio= 100%, (Ta=25±5, Turn on for 45minutes

Note 2: MAX input current while DB turn on, measurement condition VDDB rising time=20ms(VDDB: 10%~90%)



Note 3: When BLU off (VDDB = 24V, VBLON = 0V), IDDB (max) = 0.1A.

Note 4: Less than 5% dimming control is functional well and no backlight shutdown happened.

Note 5: Normal: 0~0.8V ; Abnormal : Open collector.

Note 6: The lifetime (MTTF) is defined as the time which luminance of LED is 50% compared to its original value. [Operating condition: Continuous operating at Ta =  $25\pm2$ , for single LED only]

#### 4.3 Interface connector

4.3.1 TFT connector(CN1)

LCD	connector:

#### P-Two 187059-51221-1 / Starconn 115E51-0000RA-M3-R / JAE SJ11346-FI-RTE51SZ-HF

PIN	Symbol	Description	Note	PIN	Symbol	Description	Note
1	N.C.	No connection	1&2	26	N.C.	No connection	2
2	N.C.	No connection	2	27	N.C.	No connection	2
3	N.C.	No connection	2	28	CH2_0-	LVDS Channel 2, Signal 0-	
4	N.C.	No connection	2	29	CH2_0+	LVDS Channel 2, Signal 0+	
5	N.C.	No connection	2	30	CH2_1-	LVDS Channel 2, Signal 1-	
6	N.C.	No connection	2	31	CH2_1+	LVDS Channel 2, Signal 1+	
7	LVDS SEL	Open/ Low (GND) for NS	384	32	CH2 2-	IVDS Channel 2 Signal 2-	
Ľ		High (3.3V) for JEIDA	004	52			
8	N.C.	No connection	2	33	CH2_2+	LVDS Channel 2, Signal 2+	
9	N.C.	No connection	2	34	GND	Ground	
10	N.C.	No connection	2	35	CH2_CLK-	LVDS Channel 2, Clock -	
11	GND	Ground		36	CH2_CLK+	LVDS Channel 2, Clock +	
12	CH1_0-	LVDS Channel 1, Signal 0-		37	GND	Ground	
13	CH1_0+	LVDS Channel 1, Signal 0+		38	CH2_3-	LVDS Channel 2, Signal 3-	
14	CH1_1-	LVDS Channel 1, Signal 1-		39	CH2_3+	LVDS Channel 2, Signal 3+	
15	CH1_1+	LVDS Channel 1, Signal 1+		40	N.C.	No connection	2
16	CH1_2-	LVDS Channel 1, Signal 2-		41	N.C.	No connection	2
17	CH1_2+	LVDS Channel 1, Signal 2+		42	N.C.	No connection	2
18	GND	Ground		43	N.C.	No connection	2
19	CH1_CLK-	LVDS Channel 1, Clock -		44	GND	Ground	
20	CH1_CLK+	LVDS Channel 1, Clock +		45	GND	Ground	
21	GND	Ground		46	GND	Ground	
22	CH1_3-	LVDS Channel 1, Signal 3-		47	N.C.	No connection	2
23	CH1_3+	LVDS Channel 1, Signal 3+		48	V <sub>DD</sub>	Power Supply Input Voltage	
24	N.C.	No connection	2	49	V <sub>DD</sub>	Power Supply Input Voltage	
25	N.C.	No connection	2	50	V <sub>DD</sub>	Power Supply Input Voltage	
		•		51	V <sub>DD</sub>	Power Supply Input Voltage	



Note1. Pin number start from the left side as the following figure.



Note2. Please leave this pin unoccupied. It cannot be connected with any signal (Low/GND/High).

Note3. Input control signal threshold voltage definition

Item	Symbol	Min.	Тур.	Max.	Unit
Input High Threshold Voltage	VIH	2.7	-	3.6	V
Input Low Threshold Voltage	VIL	0	-	0.6	V

Note4. LVDS data format selection

LVDS_SEL	Mode
L or OPEN	NS
Н	Jeida

Input equivalent impedance of LVDE\_SEL pin





### 4.3.2 Backlight connector(CN2)

CN1 & CN2 (BLU Driver Board)

CN3 (TCON Board)



#### CN1; no connection

Pin	Symbol	Description	Note
1	NC	No connection	4
2	NC	No connection	4
3	NC	No connection	4
4	NC	No connection	4
5	NC	No connection	4
6	NC	No connection	4
7	NC	No connection	4
8	NC	No connection	4
9	NC	No connection	4
10	NC	No connection	4
11	NC	No connection	4
12	NC	No connection	4
13	NC	No connection	4
14	NC	No connection	4



LED DB connector: CI0114M1HRL-NH(CviL	ux) or equivalent
---------------------------------------	-------------------

Pin	Symbol	Description	Note
1	VDDB	Power Supply Input Voltage	
2	VDDB	Power Supply Input Voltage	
3	VDDB	Power Supply Input Voltage	
4	VDDB	Power Supply Input Voltage	
5	VDDB	Power Supply Input Voltage	)
6	GND	Ground	
7	GND	Ground	
8	GND	Ground	
9	GND	Ground	
10	GND	Ground	
11	DET	BLU status detection:	1
12	VBLON	BLU On-Off control:	2,3
13	NC	NC	4
14	PDIM	External PWM	2

Note1. DET status

DET	BLU status
0 ~ 0.8V	Normal
Open collector	Abnormal

Recommend pull high R > 10K ohm, pull high voltage VDD = 3.3V Note2. input control signal threshold voltage definition

Item	Symbol	Min.	Тур.	Max.	Unit
Input High Threshold Voltage	VIH	2	-	5.5	V
Input Low Threshold Voltage	VIL	0	-	0.8	V

Note3. VBLON

Mode selection

VBLON	Note
H or OPEN	BL On
L	BL Off

Note4. Please leave this pin unoccupied. It cannot be connected by any signal (Low/GND/High).

```
MODEL:VM49BA V2
```

Page: 16/29 Doc. No:

### 5. Input data format

AGL

5.1 LVDS color data mapping

#### LVDS Option for 8bit

LVDS Option NS



Note: x = 1, 2, 3, 4...

LVDS Option JEIDA



Note: x = 1, 2, 3, 4...

MODEL:VM49BA V2



### 5.2 Color input data reference

AGL

The brightness of each primary color (red, green and blue) is based on the 8 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

									Input Color Data																						
	Color					RE	ED									GRI	EEN	I				BLUE									
	COIDI	MS	BB			-			_	L	SB	M	SB				_			L	SB	MS	BB			_				L	SB
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	B9	B8	В7	B6	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1A	0	0	0	0	0	0	0	0	0	0
Basic	Blue(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Ж	1	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	4	Ύ	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	V	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	Ŕ		1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	: 0
	RED(001)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R													Y	Y																	
	RED(1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(1023)	1	1	1	1	1	1	1	1	ĸ	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
G					,	.0		>																							
	GREEN(1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	GREEN(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В	$\sim$																														
	BLUE(1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	BLUE(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

COLOR	DATA	REFERENCE

# **AGL** Product Specification Applied Green Light, Inc.

### 6. Signal timing specification

- 6.1 Input timing
  - 6.1.1 Timing table

#### Timing Table (DE only Mode)

Signal	Item	Symbol	Min.	Тур.	Max	Unit
	Period	Τv	1120	1125	1480	Th
Vertical Section	Active	Tdisp (v)				
	Blanking	Tblk (v)	40		400	Th
	Period	Th	1030	1100	1325	Tclk
Horizontal Section	Active	Tdisp (h)				
	Blanking	Tblk (h)	70	140	365	Tclk
Clock	Frequency	Fclk=1/Tclk	53	74.25	82	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	60	67.5	73	KHz

Notes:

(1) Display position is specific by the rise of DE signal only.

Horizontal display position is specified by the rising edge of 1<sup>st</sup> DCLK after the rise of 1<sup>st</sup> DE, is displayed on the left edge of the screen.

(2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1<sup>st</sup> data corresponding to one horizontal line after the rise of 1<sup>st</sup> DE is displayed at the top line of screen.

- (3) If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.
- (4) The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.



### Product Specification Applied Green Light, Inc.

### 6.1.2 Signal timing waveform





### Applied Green Light, Inc.

#### 6.2 Input interface characteristics

	Decemeter	Oumbal		Value	Linit	Niete	
	Parameter	Symbol	Min.	Тур.	Max	Unit	Note
	Input Differential Voltage	V <sub>ID</sub>	200	400	600	mV <sub>DC</sub>	1
	Differential Input High Threshold Voltage	V <sub>TH</sub>	+100		+300	$mV_{\text{DC}}$	1
	Differential Input Low Threshold Voltage	V <sub>TL</sub>	-300		-100	mV <sub>DC</sub>	1
	Input Common Mode Voltage	VICM	1.1	1.25	1.4	V <sub>DC</sub>	1
LVDS	Input Channel Pair Skew Margin	t <sub>SKEW (CP)</sub>	-500		+500	ps	2
Interface	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -3%		Fclk +3%	MHz	3
	Receiver Clock : Spread Spectrum Modulation frequency	Fss	30		200	KHz	3
	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	-0.4 -0.5		0.4 0.5	ns	8

Note1. VICM = 1.25V

AGL



Note2. Input Channel Pair Skew Margin



MODEL:VM49BA V2



Note3. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.



#### Note4. Receiver Data Input Margin

Deremeter	Symbol		Unit	Noto			
Parameter	Symbol	Min	Туре	Мах	Unit	Note	
Input Clock Frequency	Fclk	Fclk (min)		Fclk (max)	MHz	T=1/Fclk	
Input Data Position0	tRIP1	- tRMG	0	tRMG	ns		
Input Data Position1	tRIP0	T/7- tRMG	T/7	T/7+ tRMG	ns		
Input Data Position2	tRIP6	2T/7- tRMG	2T/7	2T/7+ tRMG	ns		
Input Data Position3	tRIP5	3T/7- tRMG	3T/7	3T/7+ tRMG	ns		
Input Data Position4	tRIP4	4T/7- tRMG	4T/7	4T/7+ tRMG	ns		
Input Data Position5	tRIP3	5T/7- tRMG	5T/7	5T/7+ tRMG	ns		
Input Data Position6	tRIP2	6T/7- tRMG	6T/7	6T/7+ tRMG	ns		



MODEL:VM49BA V2



#### 6.3 Power sequence for LCD



Devenuetev		Llusit		
Parameter	Min.	Туре.	Max.	Unit
t1	0.4		30	ms
t2	40			ms
t3	640			ms
t4	0 <sup>*1</sup>			ms
t5	0			ms
t6			*2	ms
t7	1000			ms
t8	20 <sup>*3</sup>		50	ms
t9	0			ms

#### Note:

(1) t4=0 : concern for residual pattern before BLU turn off.

(2) t6 : voltage of VDD must decay smoothly after power-off. (Customer system decide this value)

(3) When User control signal is N.C. (no connection), opened in Transmitted end, t8 timing spec can be negligible.



#### 6.4 Power sequence for Backlight



Parameter	Min	Тур	Мах	Units
T1	20	-	-	ms
T2	250	-	-	ms
ТЗ	200			ms
T4	0	-	-	ms
_ T5	0	-	-	ms
, T6		_	1000	ms <sup>*1</sup>

Note1. T6 describes VDDB dip condition and VDDB couldn't lower than 10% VDDB.

### 7. Reliability Test

Environment test conditions are listed as following table.

Items	Required Condition	Note
Temperature Humidity Bias (THB)	Ta=40°C, 80%RH, 120hours	
High Temperature Operation (HTO)	Ta= 60℃, 120hours	3
Low Temperature Operation (LTO)	Ta= -10 $^{\circ}$ C , 120hours	
High Temperature Storage (HTS)	Ta= 60℃, 120hours	
Low Temperature Storage (LTS)	Ta= -20°C , 120hours	
Thermal Shock Test (TST)	-20℃/30min, 60℃/30min, 100	
	cycles	
On/Off Test	On/10sec, Off/10sec, 30,000 cycles	
ESD (ElectroStatic Discharge)	Contact Discharge: ± 8KV,	
	150pF(330Ω) 1sec, 9 points, 25	
	times/ point.	
	Air Discharge: ± 15KV,	
	150pF(330Ω ) 1sec 9 points, 25	
	times/ point.	

Note 1: The TFT-LCD module will not sustain damage after being subjected to 100 cycles of rapid temperature change. A cycle of rapid temperature change consists of varying the temperature from  $-10^{\circ}$ C to  $50^{\circ}$ C, and back again. Power is not applied during the test. After temperature cycling, the unit is placed in normal room ambient for at least 4 hours before power on.

Note 2: According to EN61000-4-2, ESD class B: Some performance degradation allowed. No data lost. Self-recoverable. No hardware failures. Note 3: TFT surface.



### 8. Shipping package (TBD)





# **AGL** Product Specification Applied Green Light, Inc.

Item	Itom		Deaking Demort		
	Qty.	Dimension	Weight (kg)	Packing Remark	
1	Packing BOX	8pcs/box	1356mm*565mm*381mm	54.6	Box =4.8 kg
					Cushion = 2.2kg
2	Pallet	1	1390mm*1150mm*138mm	18	
3	Boxes per Pallet				
4	Panels per Pallet	48pcs/pallet			
	Pallet after packing	1	1390mm*1150mm*1320mm	328	





### 9. Mechanical Characteristics



MODEL:VM49BA V2





